

Hybrid Photonic Plasmonic Interconnects: Low Latency Energy-and-Area-Efficient On-Chip Interconnects

Motivation

- Moore's Law for traditional electric integrated circuits is facing challenges.
- The requirement of electronic device downscaling has led to severe limitations.
- The available bandwidth per compute continues to drop and will likely reach its end at 5 nm technology node according to the 2013 ITRS.
- The increasing demand for data movement, requires novel interconnect technologies over classical electronic links, particularly in terms of latency, energy efficiency and integration.



Photonics

 \bowtie Diffraction Limited (> $\lambda/2$) \checkmark Large Footprint ($\mu m^2 \sim mm^2$) \bowtie Low LMI \rightarrow High Power (pJ) ✓ Long Propagation (cm)



- Plasmonics
- \checkmark No Diffraction Limit (< $\lambda/2$)
- \checkmark Area Efficient (nm² ~ μ m²)
- ✓ Energy Efficient (fJ) Short Propagation (µm)



<u>Hybrid</u>

- \blacksquare High LMI \rightarrow Low Power
- High Scaling
- High Bit Density
- ✓ Long Range



Passive device \rightarrow Light Propagation Active device \rightarrow Light Modulation

Hybrid Photonic Plasmonic Interconnects (HyPPIs) strategy combines photonics with plasmonic interconnect technology and improves link performance in two ways:

Hyppi - Extrinsic: The diffraction-limited photonic devices are replaced with plasmonic counterparts, but keep the low-loss SOI platform as the passive backbone.

HyppI - Intrinsic: Direct light source modulation with electrical drivers and bypassing the electro-optic modulator.

Shuai Sun, Abdel-Hameed A. Badawy, Vikram Narayana, Tarek El-Ghazawi, Volker J. Sorger

Abstract

We benchmark electrical, photonic, and plasmonic options and contrast them with <u>Hybrid Photonic Plasmonic</u> Interconnects (HyPPIs) where we consider plasmonics for active manipulation devices, photonics for passive propagation integrated circuit elements with two modulation $\widehat{\mathfrak{B}}$ strategies. Our analysis shows that such hybridization shows superiority in:

- Point-to-point Latency
- Throughput
- Crosstalk Length
- Energy Efficiency
- Energy-Delay Product
- Bit Flow Density (BFD)
- Capability-to-Latency-Energy-Area Ratio (CLEAR)



100 200 300 400 500 Waveguide Dimension (nm) ---- SOI, 500nm Gap ---- SPP, 500nm Gap ---- SOI, 1000nm Gap ---- SPP, 1000nm Gap



SOI waveguide

- SPP waveguide



waveguide width) and dense waveguide integration (waveguide gap).

Photonic interconnect and HyPPI shows low BFD below 200 nm waveguide widths due to the light diffraction limit of the SOI waveguide.



Results

HyPPI with photonic plasmonic hybridizes interconnects to provide a point-to-point link that shows significant improvements in performance relative to that of pure photonic or pure plasmonic links in:

- ✓ P2P latency (< 100 ps/cm)
- ✓ Energy (< 20 fJ/bit)
- \checkmark Link throughput (> 200 GHz)
- ✓ Communication length (> 1 cm)
- ✓ Bit Flow Density (0.1 ~ 0.5 Gbps/µm², 1 ~ 3 orders higher than other interconnect options)

² Broader CLEAR range (30 µm ~ 1 cm) which makes up the short range of electrical interconnect (< 30 μm)

Related Works

Shuai Sun, et al. "Photonic-Plasmonic Hybrid Interconnects: a Low-latency Energy and Footprint Efficient Link." IPR, OSA, 2015.

• Shuai Sun, et al. "The Case for Hybrid Photonic Plasmonic Interconnects (HyPPI): A low Latency, Energy and Area Efficient On-chip Interconnects", IEEE Photonics Journal, Dec 2015.

Shuai Sun, et al. "Low latency, area, and energy efficient hybrid photonic plasmonic on-chip interconnects (HyPPI)." Photonic West, OPTO, SPIE, 2016. (Submitted).

Shuai Sun, et al. "Bit Flow Density (BFD): An Effective Performance FOM for Optical On-chip Interconnects." Laser Science to Photonic Applications (CLEO: 2016). (Submitted).